APPLICATION DATA SHEET

APPLICATION INFORMATION

Filing Date:: 07-24-2003
Application Type:: Regular
Subject Matter:: Utility

Title:: Tapered Signal Lines

Attorney Docket Number:: X-1364 US

Request for Early Pub?:: No
Request for Non-Pub?:: Yes
Total Drawing Sheets:: 12
Small Entity?:: No
Petition included?:: No

APPLICANT INFORMATION

Applicant Authority Type:: Inventor

Primary Citizenship Ctry:: US

Status:: Full Capacity

Given Name:: Austin

Middle Name:: H. Family Name:: Lesea

Street:: 25542 Mt. Bache Road

City:: Los Gatos
State or Province:: California

Postal or Zip Code:: 95033

Applicant Authority Type:: Inventor Primary Citizenship Ctry:: Germany

Status:: Full Capacity

Given Name:: Peter
Middle Name:: H.
Family Name:: Alfke

Street:: 25251 La Rena Lane

City:: Los Altos State or Province:: California Postal or Zip Code:: 94022

CORRESPONDENCE INFORMATION

Correspondence Customer Number:: 24309

REPRESENTATIVE INFORMATION

R presentative Customer Number:: 24309

ASSIGNEE INFORMATION

Assignee Name:: Xilinx, Inc.

Street:: 2100 Logic Drive

San Jose City::

State or Province:: California

Postal or Zip Code:: 95124